
(Introduction to) Data Acquisition

Advanced Graduate Lectures on practical Tools, Applications and Techniques in HEP May 23, 2023 Alessandro Thea

Rutherford Appleton Laboratory - PPD



Science and Technology Facilities Council



Acknowledgements

Lecture inherited from Monika Wielers

• Ideas, material and more from Andrea Venturi, Francesca Pastore and many others







Outline

- 1. Introduction
 - 1.1. What is DAQ?
 - 1.2. System architecture
- 2. Basic DAQ concepts
 - 2.1. Digitization, Latency
 - 2.2. Deadtime, Busy, Backpressure
 - 2.3. De-randomization
- 3. Scaling up
 - 3.1. Readout and Event Building
 - 3.2. Buses vs Network
- 4. DAQ challenges at the LHC and beyond





What is DAQ?

Data **A**c**Q**uisition (**D**A**Q**) is

- the process of **sampling signals**
- that **measure** real world physical conditions
- and **converting** the resulting samples **into digital** numeric values that can be manipulated by a computer



[Wikipedia]





What is DAQ?

Data **A**c**Q**uisition (**D**A**Q**) is

- the process of **sampling signals**
- that **measure** real world physical conditions
- and **converting** the resulting samples **into digital** numeric values that can be manipulated by a computer Ingredients:
- **Sensors**: convert physical quantities to electrical signals
- Analog-to-digital converters: convert conditioned sensor signals to digital values
- Processing and storage elements

[Wikipedia]





What is DAQ?

DAQ is an **heterogeneous** field (a.k.a. dark arts)

• with boundaries not well defined

An **alchemy** of

- physics
- electronics
- computer science
- hacking
- networking
- experience

Where money and manpower matter as well



[Real life]







DAQ duties

Gather data produced by detectors

• Readout

Form complete events

• Data Collection and Event Building

Possibly feed extra processing levels Store event data

• Data Logging

Manage operations

Control, Configuration, Monitoring









Interlude: data vs *interesting* data

Interesting physics data typically a small fraction of sampled signals

• really, Really, REALLY small

Logging all recorded data is unpractical (and costly)

• sometimes technically unfeasible


Online data reduction before logging becomes imperative


That's the job of the **Trigger**!

- DAQ and Trigger deeply entwined
 - often referred as TDAQ

Trigger Lecture - Dr. Julie Kirk

• All you wanted to know about trigger and never dared to ask, today, after coffee break! 📚







HEP Advanced Graduate Lectures - Data Acquisition



Trigger in a nutshell

Selects interesting events **AND** rejects boring ones, *in real time*


- Selective: efficient for "signal" and resistant to "background"
- Simple and robust: Must be predictable at all times!
- **Fast:** Late is no better than never

With minimal *controlled* **latency**

• time it takes to form and distribute its decision

The implementation of "Trigger" has significantly evolved in the past decades


- **LEP**: trigger the sampling of (slow) detector
- (*High Level Trigger HLT*)



• LHC: trigger the readout of on-detector buffers (*Level-1*) or trigger logging to permanent storage



















From detector to TDAQ



Trigger path

- From specific detectors to trigger logic
- Continuous streaming of trigger data
- Dedicated connections

Data path


- From all the detectors to readout
- Transmission on positive trigger decision





Readout: Triggered vs Streaming

Triggered: data is readout from detector only when a trigger signal is raised













Readout: Triggered vs Streaming

Triggered: data is readout from detector only when a trigger signal is raised



Streaming: detector pushes all its data and the downstream DAQ must keep the pace

data reduction still takes place, but post readout



01010100100010010010001111111010101000101001111110101111111010101 01010000011111010100011010000111










HEP Advanced Graduate Lectures - Data Acquisition









Field Programmable Gate Arrays



page 14

FPGAs are becoming TDAQ's bread & butter


• Signal processing, data formatting, natively parallel tasks (e.g. pattern recognition), machine learning, ...

FPGA Programming Lecture -Dr. Kristian Harder

• Plenty of gory details about LUTs, BRAMs and VHDL to keep you awake at night!

























The glue of your experiment

🛓 ATLAS TDAG	SOFTWARE - I	Partition ATLAS		
File Commands	Access Control	Settings Loggin	ng Level Help	
🗐 Commit & Re	eload ह Load I	Panels +		
RUN CONTROL	STATE RU	NNING	In Control Segme	ents & Resources
-Run Control Com	mands	9	RUNNING	RootController
SHUTDOWN	BO	от		TDAQ:pc-tdq-onl
TERMINATE		1175		RPC
TERMINATE			e- RUNNING	TRT
UNCONFIG	CON	IFIG	- UP	DBManager
STOP	STA	RT	RUNNING	TRT_LTPi
			RUNNING	TRTSyncContro
HOLD TRG	RESUM	ETRG	RUNNING	
Beam Stable 🌑	Warm Start V	Varm Stop		TRTBarrelA
-Run Information & Settings				TRTBarrelC
-Kun miormadon a	r settings			
Run type	Physi	cs	RUNNING ■	the second second second
Run number 14		92		· · · · · · · · · · · · · · · · · · ·
Super Master Key 69			Romana	
LHC Clock Type				DQMController
Recording	Enabl	ed	← RUNNING	MDT
Start time	21-Jan-2010	20:33:13		
Stop time				
Total time	0 h, 45 n	n, 31 s		
Information			Show Online	Segment <u>F</u> ind:
Subscription crite	ria 🛛 🗹 WARNING	ERROR F	ATAL 🔲 INFORMAT	ION 🔲 Expression
TIME	SEVERITY	APPLICATION	NAME	
- 21:16:58	INFORMATION	IGUI	INTERNAL	All done! IGUI is goin
- 21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Data
- 21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Segn
21:16:59	FRROR	ICIU	INTERMAL	Failed to subscribe t
-21:16:58	ERROR	IGUI	INTERNAL	Iqui.IquiException\$19

page **18**

Configuration

- Ensemble of detectors, trigger and DAQ parameters defining the system behaviour during data taking
- Control
- Orchestrate applications participating to data taking
- Via distributed Finite State Machine
- Monitoring
- Of data taking operations
 - What is going on?
 - What happened?
 - When?
 - Where?





Outline

1. Introduction 1.1. What is DAQ? 1.2. System architecture

2. Basic DAQ concepts 2.1. Digitization, Latency 2.2. Deadtime, Busy, Backpressure 2.3. De-randomization

3. Scaling up

3.1. Readout and Event Building

3.2. Buses vs Network

4. DAQ Challenges at the LHC



with a toy model

HEP Advanced Graduate Lectures - Data Acquisition






Basic DAQ: periodic trigger

Eg: measure temperature at a fixed frequency

Clock triggered

ADC performs analog to digital conversion, digitization (our front-end electronics)

- Encoding analog value into binary representation CPU does
- Readout, Processing, Storage









Basic DAQ: periodic trigger


System clearly limited by the time τ to process an "event"


• ADC conversion + CPU processing + Storage

The DAQ maximum sustainable

rate is simply the inverse of τ , e.g.:

• E.g.: $\tau = 1 \text{ ms } R = 1/\tau = 1 \text{ kHz}$





HEP Advanced Graduate Lectures - Data Acquisition





Events asynchronous and unpredictable

• E.g.: beta decay studies


A physics trigger is needed

• **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold

NB: delay introduced to compensate for the

trigger latency

• Signal split in trigger and data paths



HEP Advanced Graduate Lectures - Data Acquisition





Events asynchronous and unpredictable

• E.g.: beta decay studies


A physics trigger is needed

• **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold

NB: delay introduced to compensate for the **trigger latency**

• Signal split in trigger and data paths









Events asynchronous and unpredictable

• E.g.: beta decay studies


A physics trigger is needed

• **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold

NB: delay introduced to compensate for the

trigger latency

• Signal split in trigger and data paths




HEP Advanced Graduate Lectures - Data Acquisition





Stochastic process



HEP Advanced Graduate Lectures - Data Acquisition

25 page






Stochastic process

• Fluctuations in time between events

Let's assume for example

• physics rate f = 1 kHz, i.e. $\lambda = 1$ ms



HEP Advanced Graduate Lectures - Data Acquisition






Stochastic process

• Fluctuations in time between events

Let's assume for example

• physics rate f = 1 kHz, i.e. $\lambda = 1$ ms



page 27

HEP Advanced Graduate Lectures - Data Acquisition






Stochastic process

• Fluctuations in time between events

Let's assume for example

• physics rate f = 1 kHz, i.e. $\lambda = 1$ ms



28 page

HEP Advanced Graduate Lectures - Data Acquisition






The system is still processing

If a new trigger arrives when the system is still processing the previous event

• The processing of the previous event can be disturbed/corrupted



HEP Advanced Graduate Lectures - Data Acquisition

29 page





Thinking...

For stochastic processes, our trigger and daq system needs to be able to:

- Determine if there is an "event" (**trigger**)
- Process and store the data from the event (daq)
- Have a feedback mechanism, to know if the data processing pipeline is free to process a new event:

busy logic












The **busy logic** avoids triggers while the system is busy in processing

A minimal **busy logic** can be implemented with

- an **AND** gate
- a **NOT** gate
- a flip-flop
 - **bistable** circuit that changes state (**Q**) by signals applied to the control inputs (SET, CLEAR)





HEP Advanced Graduate Lectures - Data Acquisition






The **busy logic** avoids triggers while the system is busy in processing

A minimal **busy logic** can be implemented with

- an **AND** gate
- a **NOT** gate
- a flip-flop
 - bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)










Start of run

- the flip-flop output is down (ground state)
- via the NOT, one of the port of the AND gate is set to up (opened)

i.e. system ready for new triggers










If a trigger arrives, the signal finds the AND gate open, so:

- The ADC is started
- The processing is started
- The flip-flop is flipped
- One of the AND inputs is now steadily down (closed)

Any new trigger is inhibited by the AND gate (busy)










If a trigger arrives, the signal finds the AND gate open, so:

- The ADC is started
- The processing is started
- The flip-flop is flipped
- One of the AND inputs is now steadily down (closed)

Any new trigger is inhibited by the AND gate (busy)










If a trigger arrives, the signal finds the AND gate open, so:

- The ADC is started
- The processing is started
- The flip-flop is flipped
- One of the AND inputs is now steadily down (closed)

Any new trigger is inhibited by the AND gate (busy)










If a trigger arrives, the signal finds the AND gate open, so:

- The ADC is started
- The processing is started
- The flip-flop is flipped
- One of the AND inputs is now steadily down (closed)

Any new trigger is inhibited by the AND gate (busy)





HEP Advanced Graduate Lectures - Data Acquisition






At the end of processing a ready signal is sent to the flip-flop

- The flip-flop flips again
- The gate is now opened
- The system is ready to accept a new trigger

i.e. busy logic avoids triggers while daq is busy in processing

 New triggers do not interfere w/ previous data









So the busy logic protects electronics from unwanted triggers


• New signals are accepted only when the system in ready to process them

What (average) DAQ rate can be achieved now?

• How much we lose with the busy logic?

Reminder: with periodic triggers and $\tau = 1$ ms the limit was **1** kHz










Definitions

- *f*: average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers
- probabilities: P[busy] = $\nu\tau$; P[free] = $1 \nu\tau$ Therefore:

$\nu = fP[free] \Rightarrow \nu = f(1 - \nu\tau) \Rightarrow \nu = \frac{J}{1 + f\tau}$










Definitions

- *f*: average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers • probabilities: P[busy] = $\nu\tau$; P[free] = $1 - \nu\tau$ Therefore:

$\nu = fP[free] \Rightarrow \nu = f(1 - \nu\tau) \Rightarrow \nu = \frac{J}{1 + f\tau}$



HEP Advanced Graduate Lectures - Data Acquisition






Definitions

- f: average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers
- probabilities: P[busy] = $\nu\tau$; P[free] = $1 \nu\tau$ Therefore:

$$\nu = fP[free] \Rightarrow \nu = f(1 - \nu)$$



HEP Advanced Graduate Lectures - Data Acquisition






Definitions

- *f*: average rate of physics (input)
- ν: average rate of
 DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers
- probabilities: P[busy] = $\nu\tau$; P[free] = $1 \nu\tau$ Therefore:

$\nu = fP[free] \Rightarrow \nu = f(1 - \nu\tau) \Rightarrow \nu = \frac{J}{1 + f\tau}$







Due to stochastic fluctuations

- DAQ rate always < physics rate
- Efficiency always < 100%

So, in our specific example

- Physics rate 1 kHz
- Deadtime 1 ms

page **44**

$$\nu = \frac{J}{1 + f\tau} < f$$

$$\epsilon = \frac{N_{saved}}{N_{tot}} = \frac{1}{1 + f\tau} < 100\%$$

$$r = 1 \ kHz \qquad \nu = 500 \ Hz$$

$$\epsilon = 50\%$$

HEP Advanced Graduate Lectures - Data Acquisition





Due to stochastic fluctuations

- DAQ rate always < physics rate
- Efficiency always < 100%

So, in our specific example

- Physics rate 1 kHz
- Deadtime 1 ms



$$\nu = \frac{J}{1 + f\tau} < f$$


$$\epsilon = \frac{N_{saved}}{N_{tot}} = \frac{1}{1 + f\tau} < 100\%$$

$$f = 1 \ kHz \qquad \nu = 500 \ Hz$$

$$\epsilon = 50\%$$









In order to obtain $\epsilon \simeq 100\%$ (i.e.: $\nu \simeq \tau$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$

- E.g.: $\epsilon \simeq 99\%$ for f = 1 kHz $\Rightarrow \tau < 0.01$ ms $\Rightarrow 1/\tau > 100$ kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a **factor 100**! How can we mitigate this effect?











In order to obtain $\epsilon \simeq 100\%$ (i.e.: $\nu \simeq \tau$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$

- E.g.: $\epsilon \simeq 99\%$ for f = 1 kHz $\Rightarrow \tau < 0.01$ ms $\Rightarrow 1/\tau > 100$ kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a **factor 100**! How can we mitigate this effect?











In order to obtain $\epsilon \simeq 100\%$ (i.e.: $\nu \simeq \tau$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$

- E.g.: $\epsilon \simeq 99\%$ for f = 1 kHz $\rightarrow \tau < 0.01$ ms $\rightarrow 1/\tau > 100$ kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a **factor 100**! How can we mitigate this effect?











In order to obtain $\epsilon \simeq 100\%$ (i.e.: $\nu \simeq \tau$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$

- E.g.: $\epsilon \simeq 99\%$ for f = 1 kHz $\rightarrow \tau < 0.01$ ms $\rightarrow 1/\tau > 100$ kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a **factor 100**! How can we mitigate this effect?









In order to obtain $\epsilon \simeq 100\%$ (i.e.: $\nu \simeq \tau$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll$

- E.g.: $\epsilon \simeq 99\%$ for f=1 kHz $\rightarrow \tau < 0.01$ ms $\rightarrow 1/\tau > 100$ kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a **factor 100** How can we mitigate this effect?

08

Efficiency

0.4

0 7

0






What if we were able to make the system more deterministic and less dependent on the arrival time of our signals?

- Then we could ensure that events don't arrive when the system is busy
- This is called **de-randomization**

How it can be achieved?

• by **buffering** the data (introducing a holding queue where it can wait to be processed)





HEP Advanced Graduate Lectures - Data Acquisition






What if we were able to make the system more deterministic and less dependent on the arrival time of our signals?

- Then we could ensure that events don't arrive when the system is busy
- This is called **de-randomization**

How it can be achieved?

• by **buffering** the data (introducing a holding queue where it can wait to be processed)



HEP Advanced Graduate Lectures - Data Acquisition






What if we were able to make the system more **deterministic** and less dependent on the arrival time of our signals?

- Then we could ensure that events don't arrive when the system is busy
- This is called **de-randomization**


How it can be achieved?

 by buffering the data: introducing a holding queue where it can wait to be processed










Efficiency vs traffic intensity ($\rho = \tau/\lambda$) for different queue depths

- the output is over-designed ($au \ll \lambda$) • ρ≪1:
- $\rho > 1$: the system is overloaded ($\tau > \lambda$)


• $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth Analytic calculation possible for very simple systems only

Otherwise MonteCarlo simulation is required










Efficiency vs traffic intensity ($\rho = \tau/\lambda$) for different queue depths


- the output is over-designed ($\tau \ll \lambda$) • $\rho \ll 1$:
- the system is overloaded ($\tau > \lambda$) • $\rho > 1$:
- $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth Analytic calculation possible for very simple systems only
- Otherwise MonteCarlo simulation is required












Efficiency vs traffic intensity ($\rho = \tau/\lambda$) for different queue depths


- the output is over-designed ($\tau \ll \lambda$) • $\rho \ll 1$:
- the system is overloaded ($\tau > \lambda$) • $\rho > 1$:
- $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth Analytic calculation possible for very simple systems only
- Otherwise MonteCarlo simulation is required












Efficiency vs traffic intensity ($\rho = \tau/\lambda$) for different queue depths

- the output is over-designed ($\tau \ll \lambda$) • $\rho \ll 1$:
- the system is overloaded ($\tau > \lambda$) • $\rho > 1$:

using a queue, high efficiency obtained even w/ moderate depth • ρ~1: Analytic calculation possible for very simple systems only


Otherwise MonteCarlo simulation is required












Efficiency vs traffic intensity ($\rho = \tau/\lambda$) for different queue depths

- the output is over-designed ($\tau \ll \lambda$) • $\rho \ll 1$:
- the system is overloaded ($\tau > \lambda$) • $\rho > 1$:

using a queue, high efficiency obtained even w/ moderate depth • p~1: Analytic calculation possible for very simple systems only

Otherwise MonteCarlo simulation is required








Input fluctuations can be absorbed and smoothed by a queue

- A FIFO can provide a ~steady and de-randomized output rate
- The effect of the queue depends on its depth Busy is now defined by the buffer occupancy
- Processor pulls data from the buffer at fixed rate, separating the event receiving and data processing steps










Input fluctuations can be absorbed and smoothed by a queue

- A FIFO can provide a ~steady and de-randomized output rate
- The effect of the queue depends on its depth Busy is now defined by the buffer occupancy
- Processor pulls data from the buffer at fixed rate, separating the event receiving and data processing steps





HEP Advanced Graduate Lectures - Data Acquisition





The FIFO decouples the low latency front-end from the data processing

• Minimize the amount of "unnecessary" fast components


~100% efficiency w/ minimal deadtime achievable if

- ADC can operate at rate $\gg f$
- Data processing and storage

operate at a rate $\sim f$

Could the delay be replaced with a "FIFO"?

• Analog pipelines, heavily used in LHC DAQs



HEP Advanced Graduate Lectures - Data Acquisition





The FIFO decouples the low latency front-end from the data processing


Minimize the amount of "unnecessary" fast components

~100% efficiency w/ minimal deadtime achievable if

- ADC can operate at rate $\gg f$
- Data processing and storage
 operate at a rate ~ f
 Could the delay be replaced with a "FIFO"?

• Analog pipelines, heavily used in LHC DAQs









Collider setup

Do we need de-randomization buffers also in collider setups?


- Particle collisions are synchronous
- But the time distribution of triggers is random: interesting events are unpredictable

De-randomization still needed

More complex busy logic to protect buffers and detectors

- Eg: accept n events every m bunch crossings
- Eg: prevent some dangerous trigger patterns









Collider setup

Do we need de-randomization buffers also in collider setups?


- Particle collisions are synchronous
- But the time distribution of triggers is random: interesting events are unpredictable

De-randomization still needed

More complex busy logic to protect buffers and detectors

- Eg: accept n events every m bunch crossings
- Eg: prevent some dangerous trigger patterns









Outline

1. Introduction1.1. What is DAQ?1.2. System architecture

2. Basic DAQ concepts
2.1. Digitization, Latency
2.2. Deadtime, Busy, Backpressure
2.3. De-randomization

3. Scaling up


- 3.1. Readout and Event Building
- 3.2. Buses vs Network

4. DAQ Challenges at the LHC















56

page




























Adding more channels

Buffering usually needed at every level


• DAQ can be seen as a multi level buffering system








If a system/buffer gets saturated








If a system/buffer gets saturated








If a system/buffer gets saturated







If a system/buffer gets saturated




- Up to exert **busy** to the trigger system
- **Debugging**: where is the source of back-pressure?
 - follow the buffers occupancy via the monitoring system





If a system/buffer gets saturated

• the "pressure" is propagated upstream (**back-pressure**)



- Up to exert **busy** to the trigger system
- **Debugging**: where is the source of back-pressure?
 - follow the buffers occupancy via the monitoring system


Who's guilty of back-pressure in this case?





Building blocks

Reading out data or building events out of many channels requires many components




In the design of our hierarchical datacollection system, it's convenient to define "building blocks"

- Readout crates
- HLT racks
- event building groups
- daq slices





Front End electronics




- L1 accept (≈ 8.5 µs after L1 accept).

67 page





Front End electronics




67 page





Readout Boards (Counting Room)



HEP Advanced Graduate Lectures - Data Acquisition








Building blocks

Reading out data or building events out of many channels requires many components



In the design of our hierarchical datacollection system, it's convenient to define "building blocks"

- Readout crates
- HLT racks
- event building groups
- daq slices





Farm (@surface)




page **70**






Readout Topology

- How to connect data sources and data destinations?
- Two main classes: **bus** or **network**



page **71**

How to organize interconnections inside the building blocks and between building blocks?








Buses

Devices connected via a **shared bus**

• Bus \rightarrow group of electrical lines

Sharing implies **arbitration**

- Devices can be **master** or **slave**
- Devices can be addresses (uniquely identified) on the bus



72 page

E.g.: SCSI, Parallel ATA, VME, PCI ...


• local, external, crate, long distance, ...

HEP Advanced Graduate Lectures - Data Acquisition





Bus examples (some)




73 page

- I2C
- SPI
- UART
- PCI express

- VME
- μTCA
- ATCA





HEP Advanced Graduate Lectures - Data Acquisition






Bus facts

Simple :-)

- Fixed number of lines (bus-width)
- Devices have to follow well defined interfaces
 - Mechanical, electrical, communication, ...

Scalability issues :-(

- Bus bandwidth is shared among all the devices
- Maximum bus width is limited
- Maximum number of devices depends on bus length
- Maximum bus frequency is inversely proportional to the bus length
- On the long term, second order "effects" may limit the scalability of your system










Some second order "effects"

STRAND BUL








All devices are equal (peers)


- They communicate directly with each other via messages
 - No arbitration
 - Bandwidth guaranteed
- Not just copper: optical, wireless

Eg: Telephone, Ethernet, Infiniband, ...










page 77

In switched networks, **switches** move messages between sources and destinations

- Finds the right path between endpoints
 How congestions (two messages with the same destination at the same time) are
 handled?
- The key is







page 77


In switched networks, **switches** move messages between sources and destinations

- Finds the right path between endpoints
 How congestions (two messages with the same destination at the same time) are
 handled?
- The key is **buffering**






Cable management is still a thing.



LHC and its products



Design parameters

 $E_{cms} = 14 \text{ TeV}$ $L = 10^{34} / \text{cm}^2 \text{ s}$ BC clock = 40 MHz

 $R = \sigma_{in} \times L$

Interesting processes **extremely rare**, high Luminosity is essential

• Close collisions in space and time

- Large proton bunches (1.5x10¹¹)
- Fixed frequency: 40MHz (1/25ns)

Protons are **composite particles**

abundant low energy interactions

Few rare high-E events overwhelmed in abundant low-E environment

HEP Advanced Graduate Lectures - Data Acquisition





LHC Detectors Challenges

Huge

- O(10⁶-10⁸) channels
- ~1 MB event size for pp collisions
 - ► 50 MB for pb-pb collisions (Alice)
- Need huge number of connections

Fast and slow detectors

- Some detectors readout requires >25 ns and integrate more than one bunch crossing's worth of information
 - e.g. ATLAS LArg readout takes ~400 ns

Online, what is lost is lost forever

• Need to monitor selection - need very good control over all conditions




HEP Advanced Graduate Lectures - Data Acquisition





HLT/DAQ requirements

- Robustness and redundancy
- Scalability to adapt to Luminosity, detector evolving conditions
- Flexibility (> 10-years lifetime)
- Based on commercial products \bullet
- Limited cost



ATLAS/CMS Example

- 1 MB/event at 100 kHz for O(100ms) HLT latency
 - Network: 1 MB*100 kHz = 100 GB/s
 - HLT farm: $100 \text{ kHz}^{*}100 \text{ ms} = O(10^{4}) \text{ CPU cores}$
- Intermediate steps (level-2) to reduce resources, at cost of complexity (at ms scale)

Prefer COTS hardware: PCs (linux based), Ethernet protocols, standard LAN, configurable devices

See S.Cittolin, DOI: 10.1098/rsta.2011.0464






ATLAS & CMS design principles

Same physics program

Different magnetic field structure

- **ATLAS**: 2 T solenoid + Toroids
- **CMS**: strong 4 T solenoid



Different DAQ architecture


- **ATLAS**: minimise data flow bandwidth with multiple levels and regional readout
- **CMS**: large bandwidth, invest on commercial technologies for processing and communication


Same data rates

• $\sim 1 \text{ MB} * 100 \text{ kHz} = \sim 100 \text{ GB/s}$ readout network














CMS: 2-stage Event building

Run-1 (as from TDR, 2002)

- Myrinet + 1GBEthernet
- 1-stage building: 1200 cores (2C)
- HLT: ~13,000 cores
- 18 TB memory @100kHz:


~90ms/event



page 83













Evolution from LHC Run-1 to Run-2



84 page











ATLAS: Region of Interest (ROI) dataflow

HLT selections based on regional readout and reconstruction


• seeded by L1 trigger objects (RoI)

Total amount of RoI data is minimal: a few % of the Level-1 throughput

- one order of magnitude smaller readout network
- at the cost of a higher control traffic and reduced scalability












ATLAS: SEEDED reconstruction HLT

Overall network bandwidth: ~10 GB/s

• x10 reduced by regional readout)

Complex data routing








HEP Advanced Graduate Lectures - Data Acquisition





NEW TDAQ architecture for Run-2

- Increased rates
- Merged L2/HLT
- Increase Readout bandwidth
- Increase HLT rate
- Unified network














LHCb TDAQ Architecture




Single forward arm spectrometer → reduced event size

- Average event size 60 kB
- Average rate into farm 1 MHz
- Average rate to tape ~12 kHz

Small event, at high rate

• optimised transmission





- Event data
- – Timing and Fast Control Signals
- Control and Monitoring data









LHCb TDAQ upgrade

No Level-1 Trigger!

Data reduction before EB


- custom readout FPGA-card (PCIe40)
- each sub detectors with its packing algorithm,
 i.e. zero-suppression and clustering
 Readout: ~10,000 GBT links (4.8 Gb/s, rad-hard)

DataFlow: Merged EB and HLT

- reduced network complexity
- scalable up to 400 x 100Gbps links











ALICE


19 different detectors

- with high-granularity ant timing information
- Time Projection Chamber (TPC): very high occupancy, slow response
 Large event size (> 40MB)
- TPC producing 90% of data

Challenges for the TDAQ design:

- detector readout: up to ~50 GB/s
- low readout rate: max 8 kHz
- storage: 1.2 TB/s (Pb-Pb)












ALICE TDAQ architecture



Trigger

- 3 hardware levels
- 1 software

Detector readout (~20 GB/s) with point-to-point optical links


- ~ 400 DDL to RORC PCI cards (6 Gbps)
- data fragments directly into PC memory of LDCs, at 200 MB/s (via DMA) Dataflow with local LDC and global GDC data concentrators (for Event Building)
- HLT as any other sub-detector in DAQ









The Deep Underground Neutrino Experiment - DUNE





High-resolution imaging detector



Leading edge, world class neutrino experiment with high profile physics programme

• Nature of neutrinos, supernova collapse, proton decay searches


Gigantic Far Detector

Huge target mass AND high resolution imaging




spatial resolution: 5mm


The Deep Underground Neutrino Experiment - DUNE



TDAQ: no quick access and no large host lab in the vicinity!



High-resolution imaging detector



Leading edge, world class neutrino experiment with high profile physics programme

• Nature of neutrinos, supernova collapse, proton decay searches


Gigantic Far Detector

Huge target mass AND high resolution imaging




spatial resolution: 5mm


The Deep Underground Neutrino Experiment - DUNE



TDAQ: no quick access and no large host lab in the vicinity!



High-resolution imaging detector



Leading edge, world class neutrino experiment with high profile physics programme

• Nature of neutrinos, supernova collapse, proton decay searches

Gigantic Far Detector

Huge target mass AND high resolution imaging

TDAQ: 4 independent instances, synchronized to a common clock, supporting different detector technologies

spatial resolution: 5mm




The DUNE Data AcQuisition System - DAQ

DUNE DAQ System

- Collects large amount of streaming data from detectors
- Selects only interesting interactions
- ▶ Buffers the **full data stream** for ~100s for supernova physics
- Deliver selected interactions to permanent storage

Unique challenges

- ► High data rate, high uptime
- Remote experimental site
- Deep underground in an active mine



Summary

This lecture is just an introduction about data acquisition

- DAQ (& Trigger) is a complex and fascinating topic, combining very different expertise
- More details on **Trigger** and **FPGAs** in the following lectures

Covered the principles of a simple data acquisition system

- Basic elements: trigger, derandomiser, FIFO, busy logic
- Scaling to multi-channel, multi-layer systems
- How data is transported
 - Bus versus network

A (very) brief overview of LHC experiments + DUNE DAQ systems

• Similar architectures, different optimisations driven by detector requirements



HEP Advanced Graduate Lectures - Data Acquisition



